VERILOG IMPLEMENTATION OF A NODE OF HIERARCHICAL TEMPORAL MEMORY

Authors

  • Pavan Vyas* , Mazad Zaveri

Abstract

The objective of this paper is to design, implement and analyze the node of the hierarchy temporal algorithm proposed by Jeff Hawkins. In this document, a design implementation of HTM algorithm node based on verilog hardware description language and mat lab programming language is proposed. The node is implemented using Xilinx Spartan-3e FPGA. The simulation results obtained with Xilinx ISE 10.1 software.

Article Metrics Graph

Downloads

Published

2013-10-13