HDL BASED IMPLEMENTATION OF PALM ASSOCIATIVE MEMORY

Authors

  • Pavan Vyas*, Rachit Kacheria

Abstract

The objective of this paper is to implement and analyze the palm associative memory
proposed by G. Palm [1]. In this paper, a design implementation of this algorithm, based on Verilog HDL (hardware description language) and MATLAB programming language is proposed. Xilinx Spartan-3e FPGA (Field Programming Gate Array) is required for simulation purpose, which performs arithmetic operations for implementing associative memory. The simulation results will be obtained with Xilinx ISE 10.1 and MATLAB R2010a. The results are analyzed in terms of operating frequency and chip utilization. It also summarizes the Time of Computation and Hardware for Logic implementation for different input vector size in the system.

Article Metrics Graph

Chart Graph | Range Graph

Downloads

Published

2013-10-13

Issue

Vol. 3 No. 8 (2013): Asian Journal of Computer Science And Information Technology

Section

Articles

License

COPYRIGHT AGREEMENT AND AUTHORSHIP RESPONSIBILITY

 All paper submissions must carry the following duly signed by all the authors:

“I certify that I have participated sufficiently in the conception and design of this work and the analysis of the data (wherever applicable), as well as the writing of the manuscript, to take public responsibility for it. I believe the manuscript represents valid work. I have reviewed the final version of the manuscript and approve it for publication. Neither has the manuscript nor one with substantially similar content under my authorship been published nor is being considered for publication elsewhere, except as described in an attachment. Furthermore I attest that I shall produce the data upon which the manuscript is based for examination by the editors or their assignees, if requested.”